High-Precision Speed Control Based on Multiple Phase-Shift Resonant Controllers for Gimbal System in MSCMG
نویسندگان
چکیده
منابع مشابه
High Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملPhase-Shift High-Speed Valve for Switch-Mode Control
Hydraulic applications requiring a variation in the speed or torque of actuators have historically used throttling valve control or a variable displacement pump or motor. An alternative method is switch-mode control that uses a high-speed valve to rapidly switch between efficient on and off states, allowing any hydraulic actuator to have virtually variable displacement. An existing barrier to s...
متن کاملhigh speed delay-locked loop for multiple clock phase generation
in this paper, a high speed delay-locked loop (dll) architecture ispresented which can be employed in high frequency applications. in order to design the new architecture, a new mixed structure is presented for phase detector (pd) and charge pump (cp) which canbe triggered by double edges of the input signals. in addition, the blind zone is removed due to the elimination of reset signal. theref...
متن کاملemittance control in high power linacs
چکیده این پایان نامه به بررسی اثر سیم پیچ مغناطیسی و کاوه یِ خوشه گر با بسامد رادیویی بر هاله و بیرونگراییِ باریکه هایِ پیوسته و خوشه ایِ ذرات باردار در شتابدهنده های خطیِ یونی، پروتونی با جریان بالا می پردازد و راه حل هایی برای بهینه نگهداشتن این کمیتها ارایه می دهد. بیرونگرایی یکی از کمیتهای اساسی باریکه هایِ ذرات باردار در شتابدهنده ها است که تاثیر قابل توجهی بر قیمت، هزینه و کاراییِ هر شتابدهند...
Dual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Energies
سال: 2018
ISSN: 1996-1073
DOI: 10.3390/en11010032